

## CLAIMS

What is claimed is:

1        1. A digital signal processing system that comprises:  
2              a plurality of processor subsystems that each include:  
3                  a processor core; and  
4                  a direct memory access (“DMA”) controller;  
5              a external input/output port (“XPORT”) coupled to each of the processor cores and  
6                  each of the DMA controllers via a multiplexer; and  
7              an XPORT arbiter coupled to the multiplexer and configured to grant XPORT  
8                  access to a selected one of the processor cores and DMA controllers.

1        2. The system of claim 1, wherein the multiplexer, XPORT arbiter, and the plurality  
2        of processor subsystems are fabricated on a single chip.

1        3. The system of claim 1, wherein the XPORT arbiter is configured to provide a  
2        HOLD signal to the processor cores, wherein the HOLD signal is asserted in response to  
3        the assertion of one or more request signals from the DMA controllers.

1        4. The system of claim 3, wherein the XPORT arbiter includes a logic gate  
2        configured to assert the HOLD signal in response to the assertion of any one of a plurality  
3        of request signals, wherein the DMA controllers assert a corresponding one of said request  
4        signals to request access to the XPORT.

1        5. The system of claim 3, wherein the processor cores are each configured to assert  
2        a respective HOLD acknowledge signal in response to an assertion of the HOLD signal if  
3        the processor core is currently not accessing the XPORT.

1        6. The system of claim 5, wherein the XPORT arbiter includes a logic gate  
2        configured to combine the HOLD acknowledge signals to produce a combined  
3        acknowledge signal, wherein the logic gate asserts the combined acknowledge signal only  
4        when each of the HOLD acknowledge signals is asserted.

1        7. The system of claim 6, wherein the XPORT arbiter further includes a DMA  
2 arbiter configured to receive the request signals from the DMA controllers and further  
3 configured to assert a conditional grant signal for a selected DMA controller in response to  
4 the assertion of a request signal.

1        8. The system of claim 7, wherein the XPORT arbiter further includes a grant signal  
2 gate for each DMA controller, wherein each grant signal gate is configured to assert a grant  
3 signal to a selected DMA controller when both the combined acknowledge signal and the  
4 conditional grant signal for the selected DMA controller are asserted.

1        9. The system of claim 7, wherein the XPORT arbiter further includes a processor  
2 core arbiter distinct from the DMA arbiter.

1        10. The system of claim 9, wherein the processor subsystems each further include a  
2 register coupled between the processor core and the processor core arbiter, wherein the  
3 register includes a request bit and a grant bit.

1        11. The system of claim 10, wherein the processor cores execute software including  
2 an XPORT arbitration process, wherein the process asserts the request bit to request access  
3 to the XPORT, and wherein the process accesses the XPORT only if the grant bit is  
4 asserted subsequent to the assertion of the request bit.

1        12. The system of claim 11, wherein the processor core arbiter asserts a grant bit for  
2 a selected processor core in response to the assertion of one or more request bits.

1        13. A method of providing access to a limited resource in a digital signal processing  
2 system, wherein the method comprises:

3            receiving one or more request signals from a set of components of two distinct  
4 types;

5           responsively asserting a grant signal to a selected component of a first type if the  
6           one or more request signals are each from components of the first type; and  
7           responsively asserting a hold signal to each component of the first type if the one or  
8           more request signals include a request signal from a component of the  
9           second type.

1       14. The method of claim 13, further comprising:  
2           if the one or more request signals include a request signal from a component of the  
3           second type:  
4           receiving assertions of hold acknowledge signals from each of the  
5           components of the first type;  
6           asserting a grant signal to a selected component of the second type after  
7           receiving said hold acknowledge signal assertions.

1       15. The method of claim 14, wherein the components of the first type assert each  
2           assert a respective hold acknowledge signal in response to assertion of the hold signal, and  
3           wherein any component of the first type that is actively accessing the XPORT delays  
4           assertion of the hold acknowledge signal until said accessing is completed.

1       16. The method of claim 15, wherein after asserting their hold acknowledge signals,  
2           the components of the first type stall any of their accesses until after the hold signal is de-  
3           asserted.

1       17. The method of claim 13, wherein after asserting the request signal, the  
2           components of the first type monitor the grant signal for assertion, wherein the components  
3           of the first type access the limited resource after detecting said grant signal assertion, and  
4           wherein the components of the first type de-assert the request signal after completing said  
5           access.

1       18. The method of claim 13, wherein the components of the first type are processor  
2           cores.

1           19. The method of claim 13, wherein the components of the second type are DMA  
2 controllers.

1           20. The method of claim 13, wherein the limited resource is an external  
2 input/output port that can be used by only one of said components at a time.

1